On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
نویسنده
چکیده
An active decoupling circuit is proposed to suppress on-chip power supply noise in digital VLSI circuits with focus on circuits using low power methodologies like power gating and Dual Vdd. The circuit is designed using 180nm technology and is tested for an ISCAS benchmark for effectiveness in suppressing noise effects as compared to passive decoupling capacitors and previous works. We show a boost of around 33X in the decoupling capacitance values over conventional passive capacitors. The noise rejection is shown to be around 8dB.
منابع مشابه
Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit
Power gating technique reduces leakage power in the circuit. However, power gating leads to large voltage fluctuation on the power rail during power gating mode to active mode due to the package inductance in the Printed Circuit Board. This voltage fluctuation may cause unwanted transitions in neighboring circuits. In this work, a power gating architecture is developed for minimizing power in a...
متن کاملDesign of Low Power & High Performance
Clock distribution networks consume a major portion of the power of a chip . Continuous Scaling of VLSI Technology i.e Channel length ,Supply has lead to integration of millions of transistors on a single chip operating at very high clock frequencies. Besides area and performance, the modern VLSI designs aim at low-power consumption due to limited battery lifetime. Most voltage scaling techniqu...
متن کاملOn-chip decoupling capacitor optimization using architectural level prediction
Switching activity-generated power-supply grid-noise presents a major obstacle to the reduction of supply voltage in future generation semiconductor technologies. A popular technique to counter this issue involves the usage of decoupling capacitors. This paper presents a novel design technique for sizing and placing on-chip decoupling capacitors based on activity signatures from the microarchit...
متن کاملPower Gating Implementation for Supply Noise Mitigation with Body-Tied Triple-Well Structure
This paper investigates power gating implementations that mitigate power supply noise. We focus on the body connection of powergated circuits, and examine the amount of power supply noise induced by power-on rush current and the contribution of a power-gated circuit as a decoupling capacitance during the sleep mode. To figure out the best implementation, we designed and fabricated a test chip i...
متن کاملA Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008